From 6d529dd21bfae904f67dddd9fedf6f93bfc758da Mon Sep 17 00:00:00 2001 From: wangkaifan Date: Tue, 8 Jun 2021 22:32:52 +0800 Subject: [PATCH] readme: replace arch diagram --- README.md | 2 +- xs-arch-simple.svg | 3 +++ xs-arch-single.svg | 3 --- 3 files changed, 4 insertions(+), 4 deletions(-) create mode 100644 xs-arch-simple.svg delete mode 100644 xs-arch-single.svg diff --git a/README.md b/README.md index 3ae47b415..78f454357 100644 --- a/README.md +++ b/README.md @@ -22,7 +22,7 @@ The first stable micro-architecture of XiangShan is called Yanqihu (雁栖湖) o The micro-architecture overview is shown below. -![xs-arch-single](xs-arch-single.svg) +![xs-arch-single](xs-arch-simple.svg) diff --git a/xs-arch-simple.svg b/xs-arch-simple.svg new file mode 100644 index 000000000..2710e52b3 --- /dev/null +++ b/xs-arch-simple.svg @@ -0,0 +1,3 @@ + + +





...
ITLB
32 entries
ITLB...
Instruction
Cache

16 KB

4-way
Instruction...
Instruction Buffer
48 entries
Instruction Buffer...
6-way Decoder
6-way Decoder
ST
RS0
ST...
ST
RS1
ST...
ALU
RS0
ALU...
ALU
RS1
ALU...
ALU
RS2
ALU...
MDU
RS1
MDU...
AGU
ST
AGU...
AGU
ST
AGU...
ALU
ALU
ALU
ALU
ALU
ALU
MDU
MDU
ReOrder Buffer
192 entires
ReOrder Buffer...
Load Queue
64 entries
Load Queue...
STLB & PTW
4096 entries
STLB & PTW...
RAS
RAS
uBTB
uBTB
BTB
BTB
TAGE-SC-L
TAGE-SC-L
BIM
BIM
Branch Predictor
Branch Predictor
GHR
GHR
Fetch Target Queue
48 entries
Fetch Target Queue...
INT Physical Register File
160 entries
INT Physical Register File...
Integer Rename Table
Integer Rename Table
FP Rename Table
FP Rename Table
FP Physical Register File
160 entries
FP Physical Register File...
ALU
RS3
ALU...
ALU
ALU
LD
RS1
LD...
AGU
LD
AGU...
LD
RS0
LD...
AGU
LD
AGU...
MDU
RS0
MDU...
MDU
MDU
MISC
RS
MISC...
MISC
MISC
Store Queue
48 entries
Store Queue...
Store Buffer
16 x 64B
Store Buffer...
Data Cache

32 KB
8-way
Data Cache...
64B/cycle
64B/cycle
8B/cycle
8B/cycle
FMAC
RS0
FMAC...
FMAC
RS1
FMAC...
FMAC
RS2
FMAC...
FMAC
RS3
FMAC...
FMISC
RS0
FMISC...
FMISC
RS1
FMISC...
FMAC
FMAC
FMAC
FMAC
FMAC
FMAC
FMAC
FMAC
FMISC
FMISC
FMISC
FMISC
L1plus Cache

128KB
8-way
L1plus Cache...
PC
PC
DTLB
32 entries
DTLB...
64B/cycle
64B/cycle
Rename & Dispatch
Rename & Dispatch
Frontend
Frontend
Float Block
Float Block
Integer Block
Integer Block
Memory Block
Memory Block
L2 Cache

1MB
8-way
L2 Cache...
Viewer does not support full SVG 1.1
\ No newline at end of file diff --git a/xs-arch-single.svg b/xs-arch-single.svg deleted file mode 100644 index a83580877..000000000 --- a/xs-arch-single.svg +++ /dev/null @@ -1,3 +0,0 @@ - - -





<br><br><br><br><br>
ITLB
32 entries
[Not supported by viewer]
Instruction
Cache

16 KB

4-way
[Not supported by viewer]
Instruction Buffer
48 entries
[Not supported by viewer]
6-way Decoder
<font style="font-size: 20px">6-way Decoder</font>
ST
RS0
ST<br>RS0
ST
RS1
ST<br>RS1
ALU
RS0
[Not supported by viewer]
ALU
RS1
[Not supported by viewer]
ALU
RS2
[Not supported by viewer]
MDU
RS1
MDU<br>RS1
AGU
ST
AGU<br>ST
AGU
ST
AGU<br>ST
ALU
ALU
ALU
ALU
ALU
ALU
MDU
MDU
ReOrder Buffer
192 entires
[Not supported by viewer]
Load Queue
64 entries
[Not supported by viewer]
STLB & PTW
4096 entries
[Not supported by viewer]
RAS
[Not supported by viewer]
uBTB
[Not supported by viewer]
BTB
[Not supported by viewer]
TAGE-SC-L
[Not supported by viewer]
BIM
[Not supported by viewer]
Branch Predictor
[Not supported by viewer]
GHR
[Not supported by viewer]
Fetch Target Queue
48 entries
[Not supported by viewer]
INT Physical Register File
160 entries
[Not supported by viewer]
Integer Rename Table
<font style="font-size: 20px">Integer Rename Table</font>
FP Rename Table
<font style="font-size: 20px">FP Rename Table</font>
FP Physical Register File
160 entries
[Not supported by viewer]
ALU
RS3
[Not supported by viewer]
ALU
ALU
LD
RS1
LD<br>RS1
AGU
LD
AGU<br>LD
LD
RS0
LD<br>RS0
AGU
LD
AGU<br>LD
MDU
RS0
MDU<br>RS0
MDU
MDU
MISC
RS
MISC<br>RS
MISC
MISC
Store Queue
48 entries
[Not supported by viewer]
Store Buffer
16 x 64B
[Not supported by viewer]
Data Cache

32 KB
8-way
[Not supported by viewer]
64B/cycle
[Not supported by viewer]
8B/cycle
[Not supported by viewer]
FMAC
RS0
FMAC<br>RS0
FMAC
RS1
FMAC<br>RS1
FMAC
RS2
FMAC<br>RS2
FMAC
RS3
FMAC<br>RS3
FMISC
RS0
FMISC<br>RS0
FMISC
RS1
FMISC<br>RS1
FMAC
FMAC
FMAC
FMAC
FMAC
FMAC
FMAC
FMAC
FMISC
FMISC
FMISC
FMISC
L1plus Cache

128KB
8-way
[Not supported by viewer]
PC
[Not supported by viewer]
DTLB
32 entries
[Not supported by viewer]
64B/cycle
[Not supported by viewer]
Rename & Dispatch
Rename & Dispatch
Frontend
Frontend
Float Block
Float Block
Integer Block
Integer Block
Memory Block
Memory Block
L2 Cache

1MB
8-way
[Not supported by viewer]
\ No newline at end of file -- GitLab