riscv64,init: reset mstatus to 0x0 when init

182b9caa · Yinan Xu · 9cddcc7f · 182b9caa
隐藏空白更改
内联并排

Showing with 1 addition and 1 deletion

src/isa/riscv64/init.c src/isa/riscv64/init.c +1 -1

未找到文件。
--- a/src/isa/riscv64/init.c
+++ b/src/isa/riscv64/init.c
@@ -18,7 +18,7 @@ void init_isa(void) {
  cpu.mode = MODE_M;
 #ifndef __DIFF_REF_QEMU__
  // QEMU seems to initialize mstatus with 0
-  mstatus->val = 0x00001800;
+  mstatus->val = 0x0;
 #endif

 #define ext(e) (1 << ((e) - 'a'))